Join Us
Explore our current openings, whether you’re a seasoned professional or just starting your career, and find the perfect fit for your skills and aspirations. Join us in shaping the future and embark on a fulfilling career journey with Pronesis. Your next adventure starts here!
Job Duties:
Work as part of a dynamic, motivated, hardworking team handling block and full-chip Physical Design of complex SoCs. Your responsibilities may include handling of block for netlist to GDSII flow, full-chip STA and PV, etc. You may also lead projects including block-level PD work
Capabilities:
- 6+ years of hands-on experience in ASIC physical design.
- Extensive Experience in handling different PNR tools – Synopsys ICC2, ICC, Design Compiler, PrimeTime, StarRC, Mentor Graphics Calibre, Apache Redhawk
- Experience with advanced technology nodes (e.g., 7nm, 5nm, 3nm) is a plus.
- Physical Implementation of Power-plan, Synthesis, Placement, CTS, Timing Closure, Routing, Extraction, Physical Verification (DRC LVS), Crosstalk Analysis, EM/IR
- Familiarity with STA (Static Timing Analysis) and EDA tools such as Synopsys Primetime.
- Knowledge of scripting languages (e.g., Python, TCL) for automation and tool scripting.
- Experience with low-power design techniques and power analysis tools.
- Outstanding problem-solving skills, attention to detail, and critical thinking ability.
- Strong leadership, communication, and teamwork skills.
Education: BE/ME/B.Tech/M.Tech/MS
Experience: 6+ years
Location: Ahmedabad, Bengaluru
Job Duties:
Work as part of a dynamic, motivated, hardworking team handling block and full-chip verification of complex SoCs. Your responsibilities may include leading the verification team delivering end to end verification consisting of Verification plan and test plan development, Verification environment development, Function and code Coverage Analysis, software integration, etc. You may also lead work on Verification IP development or IP Verification activities.
Capabilities:
- Very strong proficiency in Verilog, C/C++, SystemC, System Verilog.
- Prior expertise with OVM/UVM based test bench with assertion is a big plus.
- Working experience in functional coverage and constrained random testing
- Expertise in verification of Ethenet, PCIe, SATA, USB, DDR Memory Controller, etc.
- ARM microprocessor-system verification is a big plus.
- Good communication skills, both written and oral.
Education: BE/ME/B.Tech/M.Tech/MS
Experience: 6-10 years
Location: Ahmedabad, Bengaluru
Job Duties:
Work as part of a dynamic, motivated, hardworking team handling block Physical Design of complex SoCs. Your responsibilities may include handling of block for netlist to GDSII flow, flow development for new clients, Block level STA and PV, etc.
Capabilities:
- 3+ years of hands-on experience in ASIC physical design.
- Hands on experience on block level or full-chip level PD tasks.
- Proficiency in industry-standard EDA tools for physical design, such as Cadence Innovus or Synopsys ICC.
- Strong understanding of digital design principles and ASIC design flow.
- Knowledge of scripting languages (e.g., Python, TCL) for automation and tool scripting.
- Experience with low-power design techniques and power analysis tools.
- Familiarity with STA (Static Timing Analysis) and EDA tools such as Synopsys Primetime.
- Excellent problem-solving skills and attention to detail.
- Strong communication and teamwork skills.
- Experience with advanced technology nodes (e.g., 7nm, 5nm, 3nm) is a plus.
Education: BE/ME/B.Tech/M.Tech/MS
Experience: 3+ years
Location: Ahmedabad, Bengaluru
Job Duties:
Work as part of a dynamic, motivated, hardworking team handling block and full-chip verification of complex SoCs. Your responsibilities may include Verification environment development, Test cases development, Function and code Coverage Analysis, etc. You may also work on Verification IP development or IP Verification activities.
Capabilities:
- Strong technical fundamentals with superior analytical and problem-solving skills.
- Knowledge of HVLs (System Verilog, e, Vera) and HDLs (Verilog/VHDL) highly desirable.
- Understanding of UVM/OVM verification concept is desirable.
- Knowledge of any serial protocol like PCIe, Ethernet, USB, etc. is a plus.
- Familiarity with OOPs and scripting languages is desired.
- Good communication skills, both w ritten and oral.
Education: BE/ME/B.Tech/M.Tech/MS
Experience: 3-5 years
Location: Ahmedabad, Bengaluru